Portland State University

PDXScholar
Electrical and Computer Engineering Faculty
Publications and Presentations

Electrical and Computer Engineering

2002

Term Trees in Application to an Effective and
Efficient ATPG for AND–EXOR and AND–OR Circuits
Lech Jozwiak
Eindhoven University of Technology

Aleksander Ślusarczyk
Eindhoven University of Technology

Marek Perkowski
Portland State University, marek.perkowski@pdx.edu

Follow this and additional works at: https://pdxscholar.library.pdx.edu/ece_fac
Part of the Electrical and Computer Engineering Commons

Let us know how access to this document benefits you.
Citation Details
Jozwiak, Lech; Ślusarczyk, Aleksander; and Perkowski, Marek, "Term Trees in Application to an Effective
and Efficient ATPG for AND–EXOR and AND–OR Circuits" (2002). Electrical and Computer Engineering
Faculty Publications and Presentations. 221.
https://pdxscholar.library.pdx.edu/ece_fac/221

This Article is brought to you for free and open access. It has been accepted for inclusion in Electrical and
Computer Engineering Faculty Publications and Presentations by an authorized administrator of PDXScholar.
Please contact us if we can make this document more accessible: pdxscholar@pdx.edu.

o

~

Vl.SI Design. 2002 VOL. 14 (1). pp. 107-122

Taylor & Francis
Taylorf.FranclsGroup

Term Trees in Application to an Effective and Efficient ATPG
for AND-EXOR and AND-OR Circuits
LECH JOZWIAKa , ALEKSANDER SLUSARCZYKa.* and MAREK PERKOWSKIb •t
a Faculty

ofElectrical Enginee ring. Eindhoven University ofTechnology, P. O. Box 513 EH 10.25. 5600 M B Eindhoven. The Netherlands; bDepartment of
Electrical and Computer Engineering. Portland State University. Portland. OR 97207. USA
(Received 20 January 2000; lnfinalform 4 October 2000)

A compact data representation, in which the typically requir~d operations are performed rapidly, and
effective and efficient algorithms that work on these representations are the essential elements of a
successful CAD tool. The objective of this paper is to present a new data representation-term trees
(TTs)-and to discuss its application for an effective and efficient structural automatic test-pattern
generation (ATPG). Term trees are decision diagrams similar to BDDs that are particularly suitable for
structure representation of AND-OR and AND-EXOR circuits. In the paper, a flexible algorithm for
minimum term-tree construction is discussed and an effective and efficient algorithm for ATPG for
AND-EXOR and AND-OR circuits is proposed.
The term trees can be used for many other purposes in logic design and in other areas-for all
purposes where compact representation and efficient manipulation of term sets is important.
The presented experimental results show that term trees are indeed a compact data representation
allowing fast manipulations. They form a good base for algorithms considering the function's and
circuit's term structures.

Keywords: Decision diagrams; Term trees; Circuit structure representation; Automatic test-pattern
generation; Structural fault model

INTRODUCTION
Binary decision diagrams (BDDs) have been recognized
as efficient means to model and manipulate Boolean
function [1,2]" and are used for design, verification and
testing of digital circuits [3-6]. In particular, they are
applied in functional testability analysis and functional
automatic test-pattern generation (ATPG) [2,7-9].
However, exhaustive functional testing is virtually
impossible. Application of the functional fault models is
also questionable, because it is very difficult to guarantee a
good correlation between the actual most probable
physical defects and the functional faults. Therefore,
structural fault models are commonly applied. They model
the probable physical defects as faults of the logic level
circuit structure. The aim of structural test-pattern
generation then is to construct a compact set of test
patterns, which are able to discover faults in a given
structural fault model. The exponentially increasing
complexity of digital circuits and their rapidly growing
usage in various highly demanding applications has

resulted in a growing demand for testing and ATPG. Here,
a hundred percent fault coverage tends to be more
important than a strictly minimal test set, because a lower
coverage means that some faults of substantial probability
remain untested, while a near-minimal test set only means
that the testing time will be a bit longer. It is also important
for a structural test-pattern generator to be efficient. To
achieve effective and efficient ATPG, it is very important
to have compact data representations in which the typical
operations related to ATPG are fast, and to have effective
and efficient algorithms that work on these
representations.
Although BDDs can be used for compact modeling of
many Boolean functions, they have too low a modeling
power to represent the circuit structures accurately, and
therefore cannot be directly used for the structural ATPG.
We have propos.ed an extension of BDDs to OR-BDDs
[10,11]. This extension enables compact modeling of logic
level circuit structures for AND-OR and AND-EXOR
circuits and, as a result, modeling of structural faults
required for structural ATPG. In further research [12], we
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FIGURE 1 An example circuit.

developed term trees, a data representation similar to OR
BDDs with the same expressive power, but more regular.
Term trees are analogous to SOPTDDs and ESOPTDDs
presented in Refs. [5,13]. While paths of a BDD represent
disjoint terms (disjoint cubes) of a certain Boolean
function, paths of a term tree represent terms (cubes) of a
function. Since a term may cover a number of disjoint
terms and each of the disjoint terms may involve more
literals than the term, term trees represent many Boolean
functions more compactly than BDDs. Similarly to BDDs,
they can be used for modeling and manipulation of
Boolean functions for various purposes. They can,
however, also be used for the compact modeling of the
AND-OR and AND-EXOR circuit structures, and as a
consequence, for the compact representation of the
structural fault models.
This paper considers application of term trees to an
effective and efficient ATPG for the two-level AND
EXOR and AND-OR circuits. It focuses on the efficient
construction of test patterns and minimal (or near
minimal) test sets, using the term trees as a data
representation. In the scope of the research reported in
the paper, we designed and implemented a term-tree
based ATPG algorithm with the following features: 100%
coverage of all non-redundant faults of the fault model, a
minimal (or near-minimal) test set, detection of circuit
redundancy that disables testing for some faults, and a
practical ATPG time and memory usage.

TERM TREES AND THEIR FAULT MODEL
Term Trees and their Correspondence to the AND-OR
and AND- EXOR Circuit Structure
Term Trees (TIs), also known as "don't care"-BDDs
(DCBDDs) [12,14] arose as a modification of OR-BDDs
[10,11]. They have the same expressive power as OR
BDDs, but a more regular structure. While each decision
node of the OR.:.BDD can have any number of outgoing
edges, each decision node of the TI has exactly three

FIGURE 2 Term tree of the circuit in Fig. 1.

outgoing edges. The TIs are therefore more suitable for
implementation and manipUlation in computer programs.
A Term Tree (TI) is a·tree with two types of nodes: the
leaf nodes and the internal nodes (decision nodes). The
lea/nodes are labeled with the values "zero" or "one". The
internal nodes (decision nodes) are labeled with the
variable names. Each decision node has three outgoing
branches: zero-branch, one-branch and "don't care"
branch. A path from the root to a leaf node may not
contain two decision nodes labeled with the same variable
name.
A collection of TIs can be used to represent a multiple
output Boolean function or a multiple-output AND-OR
or AND-EXOR circuit structure as described in Ref. [14],
and briefly explained below and shown in Fig. 2 for the
case of a two-level AND-EXOR circuit presented in Fig.
1. In general, some TIs from a certain TI collection can
share some common parts, but in the particular case
considered in this paper, they are separate. For each output
of the circuit, the corresponding function and the circuit
structure are represented in a separate TI. The labels in the
decision nodes represent the input variable names of the
corresponding output function. The set of terms that is
represented by a TI consists of the excitation terms of its
one-leaves. The excitation term of a certain one-leaf can
be found by traversing the path from this leaf towards the
root of the TI or vice versa. The term contains literal x
(not x) for each traversed node that is labeled with
variable x and succeeded by a zero-branch. literal x for
each node that is labeled x and succeeded by a one-branch,
and does not contain variable x for node x succeeded by a
"don't care"-branch.
To determine the output value produced by the circuit
for a certain input pattern, one has to trace from the root
down through the tree. At each node one chooses the zero
branch (left branch) if the variable corresponding to the
node has value of "zero" and the one-branch (middle
branch) if the value of the variable is "one". The right
branch represents a "don't-care" value of the correspond
ing variable. These branches are always followed for the
nodes that are reached. In general, this process means
more than one exit node is reached. To compute the
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FIGURE 3 General representation of a two-level logical circuit.

circuit's output value, the values of all the exit nodes
reached are EXOR'ed (in the case of an AND-EXOR
circuit) or OR'ed (in the case of an AND-OR circuit). The
multi-level circuits can be represented with TIs using
nesting (a decision variable can represent a sub-function of
a certain sub-circuit). Since TTs enable modeling of the
circuit structures for AND-EXOR and AND-OR
circuits, they also enable representation of the structural
fault models for these circuits.
Term trees can be ordered and reduced in the same way
as BDDs. However, the ordered TIs tend to be larger than
the non-ordered ones. Moreover, to represent the original
terms of a function, reduced TIs must preserve the paths
leading to the original I-nodes. The reduced TIs are not
actually true trees, but DAGs. They can be smaller than the
non-reduced TIs, but they represent the original terms of a
function only implicitly, by the paths leading to the 1
node, instead of representing them explicitly by I-nodes
with different labels for different terms. This can result in
extra computation effort andlor extra data structures in
cases where explicit term information is required.

Fault Model
The most widely used logic-level fault model is the single
stuck-at-value fault modeL Therefore, and also for
simplicity's sake, we will use this model to illustrate the
application of TIs to ATPG. In this model, an input or
output of a logic gate is considered stuck at a certain
logical value. Two types of faults are distinguished: the
stuck-at-zero (saO) and the stuck-at-one (sal). The model
assumes that only a single fault can occur in a circuit at a
certain time. Some faults can be eliminated from further
consideration using fault collapsing. In this section, we
will analyze dependencies between stuck-at faults that can
occur in the different parts of a circuit, and we, will derive
the collapsing relations and conditions.
For this purpose, the general model of a two-level
AND-EXOR circuit presented in Fig. 3 is assumed.
Almost the same model and the fault collapsing for AND
OR circuits are considered in Refs. [8,14]. In the model of
Fig. 3, the primary inputs (connection 1) are branched out
in the first stage and fed to the second stage to produce the
position or negation of an input variable. The signals are
further branched out to the inputs of the AND-gates.
Finally, the outputs of the AND-gates are fed to the inputs

of the EXOR-gates, which compute the primary output
values of the circuit.
In the AND-EXOR circuit model all single stuck-at
value faults can be modeled as faults at the interconnec
tions between the circuit stages.
In fault collapsing, some faults can be eliminated from
the model and can be discarded from further consider
ation. In general, stuck-at-O (saO) and stuck-at-I (sal)
faults can occur for all connections 1-7. The second stage
however only propagates or negates a signal. Therefore,
the faults at connection 2 collapse under the faults at
connection 3.
The faults that remain to be examined are saO and sa 1 at
the following locations:
•
•
•
•
•
•

The EXOR output (connection 7-fault type EO).
The EXOR inputs (connection 6-fault EI).
The AND output (connection 5-fault AO).
The AND input (connection 4-fault AI).
The fan out points (connection 2 and 3-fault FO).
The primary inputs (connection I-fault I).

The detection method for each of the above fault types
is given below.

EO Faults
EO faults will be tested if each output is made "0" and "1"
at least once.

EI Faults
SaO at a particular EXOR input will be excited if "1" is
offered to this particular input by the connected AND
gate. Propagation of the fault to the corresponding output
is guaranteed. Because the occurrence of at most one
stuck-at-value fault at a time is assumed, more than one
EXOR input can be tested at a time. All EXOR inputs
where "1" can be produced at the same time can be
simultaneously tested for saO faults. For sal the same
reasoning applies. The testing for saO and sal faults can be
performed simultaneously as long as the appropriate test
patterns can be produced simultaneously.
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AO Faults
This fault type will be excited under the same conditions
as EI fault. Propagation of the fault is always guaranteed.
As long as every AND output is tested for saO and sa 1 and
the output of every EXOR is examined, every EXOR input
will also be tested for saO and sal, so EI fault collapses
under this fault type.

Al Faults
SaO at a particular input of each AND-gate is excited by
"1" at this particular input. For propagation, all other
inputs of the considered AND-gate must be also"1". Since
all inputs of the AND-gate have to be "I" at the same time,
all inputs will be tested for saO at the same time. The
excitation conditions for this fault type are the same as the
excitation conditions for the corresponding AO fault (and
EI fault). For this reason, saO EI and AO faults collapse
under this fault type.
Sal at a particular input of each AND-gate is excited by
"0" at this particular input. Propagation is only possible if
all other inputs for the considered AND-gate are "1". This
implies that only one input of each particular AND-gate
can be tested at a time. However, more than one input can
be tested simultaneously when the inputs belong to
different AND-gates. When the excitation conditions for
this fault type are met, the excitation conditions for sa 1 at
the AND output are also met. Therefore, the conditions for
testing for sa 1 at the EXOR input are also met. Since the
fault symptoms for the EI and AO faults are always
propagated, testing for fault type AI covers testing for
fault types EI and AO.

el

al.

from Gii(a) and H may evaluate to any arbitrary value.
This corresponds to testing all inputs of an odd number of
AND-gates for saO. Thus, to test this type of fault the same
excitation conditions have to be met as those of the AI
fault. The same propagation conditions as for the AI fault
apply, but an additional condition states that an odd
number (with respect to the variable) of AND-gates
concerned must propagate to ensure the propagation of the
fault symptom. Under this extra condition, the faults of
type a-saO collapse under the AI faults.
The second fault, which can occur at connection 3 is
sal. Now, the faulty function F J becomes
F)

= Ga(a)ffiGa(l)ffiH

To excite this fault, a has to be set to "0": For
propagation, the number of cubes in Ga(a) that can
evaluate to "1" if a is stuck-at-one must be odd. The cubes
from Gii(a) and H may evaluate to any arbitrary value. The
faults of type a-sal collapse under the AI faults, provided
the number of cubes evaluating to "I" is odd.

I Faults
Assume fault a-saO at a certain input a. For a-sal a strictly
analogous line of reasoning is applicable. Assignment of
a = 1 is necessary to excite the a-saO fault. This means
that
F

= Ga(O)ffiGa{1)ffiH

while the faulty function F being F 2 becomes

F2 = Gii (1)ffiGa(O)ffiH
FO Faults
Each function F, implemented by a single output AND
EXOR circuit, can be expressed as follows:

F = Ga(a)ffiGa(a)ffiH
where a is a variable occurring in F, a is the negation of
the variable a, Ga(a) is a subfunction containing all cubes
in which a occurs, Ga(a) contains all cubes in which the
position of a occurs and H is the subfunction of F
containing all the remaining cubes. Only two cases have to
be distinguished for this fault type, namely a-saO and a
sa1. For a-saO and a-sa 1 a similar line of reasoning applies
as that of a-saO and a-sal, because it concerns variables in
cubes and not position or negation of variables.
For the a-saO fault, the faulty function F0 becomes
F0

= Ga(a)ffiGa(O)ffiH

where Ga(O) = O. To detect this fault, an odd number of
cubes from Ga(a) have to be selected to be evaluated to
"1" for a = 1, so that Ga(a) = 1 will hold for the correct
circuit. Otherwise, the fault will not be propagated. All the
other cubes from Ga(a) should evaluate to "0". The cubes

Since
Gii(O)

= Ga(O) = O.

fault detection is possible if
Ga(1) ::;6 Ga(l)

is satisfied. This condition can only be met, if, for at least
one output function, no redundancy for this input occurs.
Take, for instance, a simple two input-output function:
~ 1 = abffiab

and

Z2 = ab

The fault a-saO cannot be detected in Zl, because it
contains redundancy for this variable. The propagation for
a-saO has to be done via 22.
The condition Ga(l) ::;6 Ga(l) can be met by forcing an
odd number of cubes of either Ga(a) or Ga(a) and an even
number of cubes of the other subfunction to evaluate to
"1", while the other cubes are forced to "0". H can be
chosen to evaluate to an arbitrary value. The a-saO fault
will collapse under the AI fault, under the additional
condition that it will propagate through an odd number of
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FIGURE 4

A subset of the saO-faults in a circuit.

gates (Le. if a and a is replaced with "1" in the considered
cubes).
The sa 1 fault will collapse under the AI fault, under the
same additional condition concerning the number of
cubes.
.
In sum: the faults of type EI and AO need not be
considered during ATPG, because they collapse under
other faults. The faults of type FO and I collapse under
type AI, under the above-mentioned extra conditions. In
our ATPG method, these fault types are not considered
initially. At a later stage, a check is made to see if the extra
conditions for the fault collapsing are actually met. This is
explained in "Generation and reduction of the cover
matrix" section.

This Leaves Us the Following Fault Types
SaO and sal at the EXOR outputs (EO), and saO and sal at
the AND inputs (AI). In practice, the EO faults are tested
automatically during the testing of the AI faults, because
each EXOR output has to switch to logical "zero" and to
logical "one" only once to test for the EO fault. However,
it is not absolutely certain that this always will be the case.
In the "Generation and reduction of the cover matrix"
section, we will show how testing of all EO faults is
guaranteed.
Similarly, as shown in Refs [11,14], after fault
collapsing, only the following two types of faults remain
to be tested for AND-OR circuits:

FIGURE 5
Fig. 4.

The corresponding sab faults in the term tree of the circuit in

value faults, the concept of a stuck-at-branch (sab) fault is
introduced in the term tree. A sab fault is defined in
relation to a particular subset of the TT's I-nodes (subset
of the function's cubes), and means that a side-branch will
be taken on the path to the subset of the IT's I-nodes
instead of selecting the correct branch and following the
correct path. This will lead to erroneous leaf-nodes, and
may result in a faulty output value.
A saO fault at a certain input of a particular AND-gate of
a given circuit is mapped to a sab fault in the
corresponding term tree. The saO fault will manifest itself
at a side branch of the path that corresponds to the cube
associated with the AND-gate to which the input belongs.
The particular branch where the sab fault appears is the
branch stemming from the node matching the variable that
determines the value of the input where the saO fault
occurs. The sab fault appears at the zero-branch if the
input is determined by the position of the variable. and it
appears in the one-branch if the input is determined by the
negation of the variable
Figure 4 shows some of the saO faults at the inputs of
AND-gates. In the case of the saO fault at the input of the
first gate, the output of the AND-gate will constantly
produce "zerd', no matter what patterns are presented to
the inputs of the circuit, since the value on one of the
inputs is always "zero". When considering the first cube. it
is obvious that the influence of variable a is nil. The first
cube constantly sees value of "zero" for variable a.
Therefore, in the IT it looks like variable a constantly has
value "zero" for this particular cube. This can be modeled

• SaO faults at the OR inputs.
• Sal faults at the AND inputs.
For each of the above types of faults, an analogy in the
TI can be found.

Fault Model Representation With TTs
As discussed in "Term trees and their correspondence to
the AND-OR and AND-EXOR circuit structure"
section, direct correspondence between the circuit
structures of the AND-OR and AND-EXOR circuits
and TTs enables representation of the structural fault
models with the TIs. To represent the circuit's stuck-at-
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FIGURE 6
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A sa-l fault in a circuit.
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FIGURE 7 The corresponding sab fault in the term tree of the circuit in
Fig. 6.

by a stuck-at-branch fault in the zero-branch of the node
matching variable a in the path representing the first cube.
A similar reasoning applies to the sa-O fault at the input of
the third gate. Since both the considered faults appear at
the AND-gates' inputs (determined by position of variable
a ), they both can be modeled by the same sab fault. This is
shown in Fig. 5. An index of the sab fault represents the
cubes for which the fault manifests itself.
Similarly, the occurrence of a sal fault at a certain input
of a particular AND-gate (Fig. 6) introduces a
corresponding stuck-at-branch fault in the term tree.
However, in contrast to the saO fault, which forces the
circuit to leave the path leading to a one-exit node, the sa I
fault forces the circuit to stay on the path (at the node of
the variable where the stuck-at-value fault occurs). This is
modeled by a sab fault in one-branch (if the position of the
variable is fed to the input of the AND-gate) or zero
branch (in the case of negation of the variable). The term
tree with the corresponding sab fault is shown in Fig. 7.
For the AND-OR circuits, the saO faults at the OR inputs
must be modeled in their corresponding TIs too. A saO
fault at the OR-input corresponds to a saO fault at the
appropriate I-leaf node in the TI [II,14J.
For simplicity's sake, we only considered the stuck-at
value fault model. However, other structural fault models
can be introduced for TIs in an analogous way, because
there is a direct correspondence between the AND-OR or
AND-EXOR circuit structure and the corresponding TI.
The direct correspondence between the circuit structure
and the diagram is partially lost in the case of reduced
TIs. The original terms (AND-gates) of a circuit are no
longer explicitly represented in the diagram by different 1
nodes for different ANDs, but only implicitly by the paths
leading to the only I-node of the corresponding reduced
TI. Therefore, the faults at the ANDs' outputs cannot be
explicitly represented in the reduced TIs. This way the
uniform fault representation is lost, because an additional
data structure is required to explicitly represent these
faults. In this paper, only the non-reduced and non-ordered
TIs will be considered.
Usage of the TI representation for ATPG instead of the
netlist representation has several advantages. First, the
size of a TI (the number of its decision- and I-nodes)

usually is smaller than the size of the corresponding netlist
modeled by the TI (the number of input nets of all its
gates). The number of the TI's I-nodes is equal to the
number of the EXOR-gate (or OR-gate) inputs in the
corresponding netlist. The lower bound of the number of
the TI's decision nodes is equal to the number of the
circuit's primary input variables, and the upper bound is
equal to the number of inputs to all AND-gates. In the TI,
this upper bound is only reached in the case that there are
no common literals for any two terms of the function.
Compactness of the TI representation results in reduction
of the number of faults to be covered, because some
subsets of faults in the netlist are represented as single
faults in the TI. In Ref. [15J, we showed for a number of
circuits that the reduction factor was between 30 and 56%.
This fact together with easy computation of excitation and
propagation conditions in TTs result in a shorter test
pattern generation time. Another advantage is quick
detection of circuit redundancy [11].

TERM-TREE CONSTRUCTION METHOD
A certain circuit structure can be represented by many
various term trees, with different numbers of nodes
[11,14]. In order to have a compact structure represen
tation and to speed up the ATPG algorithms, a term tree
with a small number of nodes should be used. This results
in the following minimization problem: given a set of
terms, find a term tree that represents this set ofterms and
has the minimal number of decision nodes. For the non
ordered TIs, this can be achieved by a different ordering
of the variables in each sub-tree and may result in smaller
non-ordered TIs than the minimum ordered TIs.
.
As some subsets of terms generally can have common
literals, the TI's paths representing the terms of a certain
subset can share some common sub-paths. The upper
bound of the TI's complexity therefore is the complexity
of the netlist represented by the tree. This upper bound is
only reached in the case that terms of the modeled netlist
have no common input literals. In most practical cases, the
netlist is much more complex than its TI representation.
Since a certain term may cover a number (in some cases a
large number) of smaller disjoint terms (Le. involving
more literals), TIs represent many Boolean functions
more compactly than BDDs [11,14].
The algorithm used to solve the term-tree minimization
problem is based on the AND/OR graph search methods of
artificial intelligence [16]. Usually, such algorithms are
described by means of a search graph and a separate
heuristic control mechanism that expands the graph. A
description in the form of a hierarchical system of
concurrent processes, however, is more elegant and
simplifies implementation with an object-oriented pro
gramming language, as each process can be directly
implemented as an object. A node of a search graph now
corresponds with a process that communicates with its
parent process and its child processes. Each process has
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the solution space (used by the support processes). In the
first case, each child solves a sub-problem and the results
of all children are combined into a solution to the main
w=1
#t
#i
#0
Name
problem. In the second case, all children search different
208/1034
86
24110
219/1
9sym
9
1
parts of the solution space of the main problem and the
43
10911
10411
101/2
b12
15
9
solution of one of the children is chosen as the solution to
37612
428/0
39111
28
22
Bw
5
the
main problem. The total system uses distributed
1710
2
18/0
18/0
ConI
7
9
-1
774/3
86
110214
22
29
duke2
hierarchical control: each process is controlled by its
2659/8
2385122
-1
ex1010
10
10
284
parent and controls its own children. The heuristic rules
-l
2434/9
ex5p
63
2609/9
8
74
that control the system are incorporated in the processes.
9
30
14111
13410
130/0
ine
7
90/1
7
misexl
12
9510
93/0
8
Processes contributing to partial solutions that seem to
misex2
28
16010
16011
25
18
166/0
have a high chance of becoming optimal are given the
misex3c
14
14
197
853/4
722/3
-1
chance to take action and initiate child processes assisting
68/0
68/1
68/0
rd53
5
3
31
rd73
7
127
30111
301134
301/365
3
them in their task, while the processes that seem to be worse
-1
606/1
606/69
rd84
4
8
255
remain
in a waiting state. Thus, the ability of a process to
58
sao2
23511
-1
10
4
183/0
perform actions and to create child processes depends on the
sqrt8
73/0
73/0
7112
8
4
38
squar5
25
67/0
6510
63/0
5
8
choices made by its superiors in the hierarchy.
-/
2491113
Table3
14
14
175
3363115
The term-tree construction method as outlined above,
Table5
-/
17
15
158
3124120
2522116
has been implemented in c++ on a sequential computer,
31/0
xor5
5
1
16
3110
3110
but its implementation on a parallel computer would be
The columns #i, #0 and #t denote the number of inputs, outputs and terms,
easy, because the method consists of a hierarchical system
respectively. In each entry x/y from the last three columns, x is the total number of
decision nodes in the term trees. and y is the number of seconds needed to compute
of concurrent processes. The algorithm was tested on a
these term trees. An entry -/- indicates that the maximal memory resources (about
Pentium 133 MHz personal computer running Windows95
200 Mb) were not sufficient to complete the construction algorithm.
for circuits from the IWLS'93 benchmark suite (17). We
the task of solving a sub-problem. The com'munic'ation
used ESPRESSO [18] to synthesize the two-level logic
between a parent and its child only occurs when one party
circuits, and then constructed the term-tree representations
wants to receive a message and the other party wants to
of the resulting circuits by using the method described
send a message.
above. Table I shows the summary of the results for a
We distinguish the three following types of processes:
number of benchmark circuits.
Note that we used our term-tree construction algorithm
for different weight factors, ranging from w = 0
• Root process: it receives a term set T from the
(pessimistic heuristics, fast search, and sub-optimal
environment, and returns a minimal term tree
results) to w = 1 (optimistic heuristics, slow search, and
representing T to the environment.
strictly optimal results). The results clearly show the
• Support process: it solves the problem of constructing a
flexibility, efficiency and effectiveness of our algorithm:
minimal term tree representing a gi ven term set T.
we can trade off the run-time of the algorithm against the
• Term process: it solves the problem of constructing a
minimal term tree representing a given term set T and
solution quality, we can handle large term sets in less than
a second and the algorithm constructs the optimal or near
having a root labeled with a given variable x from the
support of T.
optimal TIs.

TABLE I Summary of term tree construction results for 20 AND-OR
benchmark circuits

Each process can solve its problem by creating child
, processes and delegating tasks to them. Most processes
start with sending a cost estimate of their solution to their
parent. The parent then interprets this information and
chooses whether or not the child may take the next step
towards solving its problem. If the next step may be taken,
the parent process sends an activation message to its child
and waits for a message from the child. If the child
requires more steps to come to a solution, it sends a new
cost estimate and waits for the next activation message.
Otherwise, it sends the solution to its parent. When a
process has returned its solution to its, parent, it
automatically destroys itself and all of its descendants.
A process that delegates tasks to the child processes
decomposes its problem into sub-problems that have to be
solved by the child processes. This decomposition can be
performed in two dimensions: decomposition of the
problem (used by the term processes) or decomposition of

ATPG ALGORITHM
We developed a term-tree-based ATPG algorithm with the
following features:
100% coverage of all non-redundant faults of the fault
model.
• A (near) minimal test set.
• Detection of circuit redundancy that disables testing for
some faults.
• A practical test-pattern generation time and memory
usage.

•

The successive steps of the ATPG algorithm are
presented and explained below:
1. Read the circuit specification.

114

2.
3.
4.
5.
6.
7.
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Construct the minimal (or near-minimal) term trees.
Compute the excitation patterns from the term trees.
Compute the test patterns from the excitation patterns.
Construct the fault cover matrix.
Solve the covering problem.
Output the results.

The near-minimal term trees are constructed from the
original circuit specification as described in "Term trees
and their fault model" section.
The excitation patterns of particular one- and zero
leaves of the constructed term trees are easily determined
for each tree by walking from its leaves to its root.
The saO AI faults appear as the sab faults at the side
branches of the TT's paths leading to particular one-exit
nodes. (Note that the sab faults do not appear in the don't
care branches). This means that the occurrence of such a
saO fault diverts the circuit from the TT's path
representing the function's product term where this fault
occurs. To excite and propagate a particular saO (sab)
fault, the path to the corresponding one-exit node has to be
activated. The correct circuit reaches the one-exit node.
Any sab fault anywhere along the activated path prevents
the circuit from reaching the one-exit node. The sab faults
at the side-branches along the path leading to a certain
one-exit node correspond to the saO faults at the inputs of
the product term, which is represented by the one-exit
node. Each test pattern that reaches the one-exit node tests
simultaneously all sab (saO) faults of the particular product
term. Thus, the saO faults at all inputs of one particular
AND-gate are tested simultaneously. No other test
patterns than the ones activating the paths leading to the
TT's one-exit nodes cover the sab (saO) faults, and
therefore this set of patterns is complete as far as the saO
AI faults are concerned. This means that the test patterns
for the saO AI faults are the excitation patterns for the IT's
one-nodes. These patterns can be derived directly and
easily from the term tree, as described in ''Term trees and
their fault model" section. The number of the test patterns
for the saO AI faults equals the number of the AND-gates
in the circuit. (Note that the patterns contain don't care
values for the variables that do not appear in the
considered product term).
The sal AI faults appear as the sab faults at the zero
and one-branches in the paths leading to the corresponding
one-exit nodes. To excite a particular sa I (sab) fault "zero"
must be offered to the input that is tested. To ensure
propagation of the fault symptom, all other inputs
connected to the considered AND-gate have to be "one".
All patterns satisfying these conditions are the patterns
with Hamming-distance-one from the excitation pattern of
the corresponding one-exit node. All these patterns
correspond to certain side branches of the path leading
to a certain one-exit node. If a sal fault occurs, the circuit
will not reach the zero-node through a certain side branch,
but will reach the one-exit node instead. The number of
test patterns for the sal faults equals the sum over all

product terms (AND-gates) of all variables that determine
the value of the term.
For the AND-OR circuits, the saO faults at the AND
outputs (OR inputs) must also be tested. They correspond
to the stuck-at-zero faults of the IT's one-leaves.
The test patterns for the stuck-at-zero faults of the one
leaves are computed from the one-leaves' excitation
patterns by a procedure that ensures a Hamming distance
of at least one between all test patterns of different one
leaves of a certain term tree. If such Hamming distance is
guaranteed, then no test pattern of a certain one-leaf node
can excite another one-leaf node of the term tree considered.
This guarantees the propagation of the fault symptom to the
circuit output corresponding to the term tree.
At this point, the test patterns are found for all faults that
remain after fault collapsing. We also have explicit
information about which patterns cover a certain fault,
implicitly describing which faults are covered by a certain
pattern. From this, we compute explicit information about
which faults are covered by a certain pattern and we
construct a cover matrix, by using a recursive procedure
with a minimized computation effort. This procedure also
"combines" the patterns that include sub-patterns covering
multiple faults, through extraction of such sub-patterns
from the original patterns. In the case of the AND-EXOR
circuits, the matrix is expanded by adding some extra rows
to ensure that the listed patterns meet the requirement to
collapse the FO and I-faults (see "Term trees and their
fault model" section).
For larger problem instances, we use some heuristics to
limit the number of test patterns in the resulting cover
matrix. These heuristics use the concepts of preprocessing
and exclude the least promising patterns from further
consideration. Their decisions follow from the selection
criteria based on the following:
•
•
•
•

Potentiality of the test patterns.
Essentiality of the test patterns.
Effectiveness of the test patterns.
Required ATPG time.

The potentiality is determined by a number of "don't
cares" in the pattern, and it is the measure of the number of
extra faults the pattern may cover after assigning its "don't
cares". The more "don't cares", the more freedom the
pattern has to combine itself with some other patterns that
cover some extra faults. Thus, the more likely it is that this
pattern can detect more faults after an appropriate "don't
care" assignment.
The essentiality is a measure of the likelihood that the
pattern will be an element of the minimal test set. It is
determined by the number of patterns that cover any fault
covered by this pattern. If that number is one, then the
pattern is essential, Le. it is sure to be in the minimal test
set and cannot be deleted because otherwise the main
objective (100% fault coverage) will not be guaranteed. If
the number is two or greater, then the pattern can be
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FIGURE 9

c
FIGURE 8

An example circuit.

deleted, but only the patterns 'with the lowest essentiality
are actually deleted.
The effectiveness of patterns is measured by consider
ing how many faults are covered by a certain pattern, and
how difficult these faults are to cover. The lower the
effectiveness, the sooner the pattern will be discarded.
The ATPG time can be influenced by loosening or
tightening the pattern-selection criteria based on the
previous three parameters. If the criteria for deleting
patterns are very loose, then the resulting cover table will
be small, and the algorithm will be fast. Strict criteria
result in a larger cover table and a longer ATPG time. In
this way, a strongly non-linear trade-off is realized
between the quality of the resulting test set and the ATPG
time. Consequently, the ATPG time can be shortened
considerably without any substantial influence on the
quality of the test set.
The cover matrix is further reduced by deleting all
dominated patterns (Le. patterns that cover less faults
than some other ones), and all but one of the equivalent
patterns (i.e. patterns that cover precisely the same
faults). The essential patterns (i.e. such patterns that
each of them covers some faults that are being covered
exclusively by this pattern) are directly added to the test
set and removed from the cover matrix, along with all
the faults they cover. These preprocessing methods are
alternately and recursively applied until no more
reductions are possible.
Now the hard core of the coverage problem remains to
be solved. We apply a beam-search algorithm to solve the
reduced cover problem. The beam-search is a variation of
the breadth-first search where only a limited set of the
most promising alternatives is explored in parallel. For
each step it uses some heuristic rules and the preproces
sing described above to prevent the search tree f~om
expanding too much [19]. It first considers the near
essential patterns (Le. patterns that cover faults that are
being covered by only a few patterns) in the order of their
essentiality (patterns that cover faults covered by less
patterns have priority). It is therefore capable of
preserving among its sub-solutions the strictly minimal
character of the constructed test set until the sub-solutions
become more advanced, while preventing the search tree

y

The term trees of the circuit in Fig. 8.

from expanding too much. This capability ensures that at
least some of the constructed sub-solutions are subsets of
the minimal test sets, until the construction process
becomes more advanced. If there are no more near
essential patterns, then the choices of the beam algorithm
are based on the potentiality and effectiveness of the
patterns. In the first search phase, all constructed sub
solutions are preserved until a certain limit is reached.
Hopefully, at the time when some sub-solutions have to be
discarded, the potential of the sub-solutions to lead to the
optimal (or near-optimal) solution will be estimated well
enough. This estimation is based on the information
included in .the already constructed sub-solutions and in
the reduced matrix, which is still remaining.
To further improve the effectiveness and efficiency of
the ATPG, the algorithm described above can be executed
in a parallel-processing environment. All known paralle
lization methods [20,21,33] can be used in relation to our
ATPG algorithm, including fault partitioning [21,22],
search-space partitioning [23], algorithmic partitioning
[23], and topological partitioning [24]. Moreover, the fault
partitioning and the search-space partitioning do not
require any substantial changes to the algorithm itself,
because it works the same way on a fault sub-list as on the
original fault list and its beam search actually decomposes
the search space into sub-spaces that can be searched in
parallel.

EXAMPLE
To illustrate and better explain the ATPG algorithm, its
test-pattern generation process will be discussed for an
example circuit in this section. We will demonstrate the
following:
How the patterns that meet the excitation and
propagation conditions are derived.
How the cover matrix is built.
How the cover matrix is reduced by removing the
dominated patterns and equivalent patterns and by
selecting the essential patterns.
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TABLE III Sal excitations

TABLE II SaO excitations
(Group of) Fault(s)

IXI
IX2
IYI
IY3
IY4

Pattern

Fault

One-exit node to be tested

10-0

2al
2a2
2a4
2bl
2b2
2b3
2c3
2dl
2d4

10-0
11

11
10-0
-11

0-1

How the algorithm builds the solution tree.
How the complete solution is found, which covers all
non-redundant faults of the fault model.

Finding Excitation and Propagation Patterns

In Fig. 8, an example circuit is given. The corresponding
term trees are shown in Fig. 9, From these term trees the
test patterns are derived for all faults from the fault model
that remained after fault collapsing ("Fault model"
section). Observe that term 1 has a one-exit node in the
term trees for both outputs X and Y. This term therefore is
observable through both outputs. In the path to this one
exit node, the variables a, band d appear. The path is
formed by a one-branch, a zero-branch, and another zero
branch of the nodes, respectively, corresponding to these
variables. Therefore, the pattern 10-0 excites cube 1. This
pattern covers all saO faults at term 1. In a strictly
analogous way, the excitation patterns for saO faults for all
other terms of the circuit can be found. In Table II, the
patterns that cover all saO faults of the circuit are listed.
The following identifier convention is used in Table II:

The first identifier indicates the excitation type: 1 for
one-node excitation and 2 for zero-node (recall that a
particular one-node excitation covers all the saO faults
at the inputs of the corresponding AND-gate, while a
zero-node excitation is only capable of testing a single
sal fault for the corresponding AND-gate),

The patterns for the sal fault testing can be derived
from the patterns for the saO fault testing. For instance, to
detect a sal fault in variable a at term 1 we need a pattern
that will excite term 1 (the value of a is the opposite of its
value in the term's I excitation pattern). In Table II, we
can find that the pattern 10-0 will excite term 1. By

00-0
01
1-1

0-1

fo-o
11

11-0

-1I

10
-01

-11

-10
10-1
0-0

10-0

0-1

inverting the value for the variable a we obtain a pattern
that detects the sa 1 fault in a at term 1. This is also the
weakest condition for testing of this fault. By doing this
for every cube and every variable in each cube, we obtain
all patterns covering all sal faults. These patterns are
listed in Table III.

Generation and Reduction of the Cover Matrix

Information on test patterns and faults covered by them is
used to construct the initial cover matrix (Tables II and
ill). The cover matrix for the example circuit is presented
in Table IV. After the cover matrix is constructed, its
reduction process starts. We have to remove the equivalent
and dominated patterns, and store the essential patterns
from the cover matrix. In Table IV, for instance, pattern
0000 is dominated by pattern 0010. For type AI (AND
input sa-faults) testing domination is unconditionally true.
but FO (fan-out point) and I (input) faults only collapse
under certain additional conditions. These additional
conditions state that a fault of type FO or I collapses only
if the variable (either position or negation of a variable)
that is tested changes the output of an odd number of cubes
seen from the perspective of one output. Therefore, we
need to determine what patterns meet the conditions to
collapse faults FO and I. With the guidelines from "Term
trees and their fault model" section, we can determine if a
certain FO or I fault is detected by a pattern that detects the
AI fault. This results in the cover matrix from Table V.

The meaning of the second identifier depends on the
value of the first identifier: for 1 it is the name of the
output variable, at which the fault can be observed; for 2
it is the name of the input variable, at which the fault
occurs.
The third identifier indicates the term number (AND
gate number) of the cube (gate), at which the error
occurs.

Test

TABLE IV Cover matrix

o0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

o0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
o0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
o 1 0 1 0 1 0 1 0 1 0 1 010 1

lXl
lX2
lYl
lY3
lY4

2al
2a2

X

X

X

X

XXXX

XX

XX

x x X X
X

X

XXXX
X

2a4

2bl
2b2
2b3

X

X

xx

2c3

XXXX
XX

xx

XX

X X

2dl
2d4 IX

X

X

X

X

X

X
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TABLE V

Cover matrix with type FO and I coverage

o 0 0 0 0 0 0 0 1 1 1 1 1 111
o 0 0 0 1 1 1 1 0 0 0 01 1 1 1
o 0 1 1 0 0 1 1 0 0 1 1 0 011
o1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
lXl
1X2
lYl

X

X

X

XXXX

lY3
lY4
2al
2a2
2a4
2bl
2b2
2b3
2c3
2dl
2d4
3al
3a2
3bl
3b2
3cl
3c2
3dl
3d2
4al
4a2
4bl
4b2
4dl
4d2
Sal
Sa2
5bl
Sb2
Sc1
5c2
Sdl
Sd2
6X
6Y
7X
7Y

X

XX
X
X

X

X

XX

X

X
XXXX
X

X

X
X

XXXX
XX

XX

XX

XX
X
X
X

X
X

X
X

X

X X
XXXX

X X XXXX
XXXX
XX
XXXX
XX
XX
XX
XX
X X X X
X X X X
X X X X
X X X X
X X
X X
X X
X X
XXXXXXXX
XXXXXXXX
XX
XX X
XX
XX X
XX
XX
XX
XX
X X X X X X
X X X X X X
X X XXXX
X X XX X X
XX
XXXXXXXX X X
X X X
X X XXX
XX

The faults of type EO are also added to the matrix. The
newly added faults are assigned new identifiers. If the first
identifier has value "3", we deal with a type FO fault in the
position of the corresponding variable. Value "4" denotes
a FO fault in the negation of the corresponding variable
and value "5" denotes an I fault. An saO EO fault is
identified by "6" and sa 1 EO fault by "7". The second
identifier gives the name of the corresponding variable.

FIGURE 10 The first level of the solution tree.

TABLE VI

Cover matrix after reduction

'0 0
o1
1 0
1.0

0
1
0
1

0
1
1
0

011111 1
1 0 Oil 1 1
101 0 0 1 1
1 00 01 01
lX1
XX
1X2
XXXX
1Yi
XX
iY3
XX
XX
iY4 X X X
2a2
XXXX
2b1
X X
2e3
XX
XX
XXXXXX
3a2
3b2
XX
XXXX
3ei
XX
XX
3e2
XX
XX
3d21X X X
4a2 X X X
4bi
X X
'4b2
XX
4d2
XX
5b2
XX
XX X
5ei
XX
XX
5e2
XX
XX
6X
XXXXXX
XX
6Y IX XX XX

For the FO faults, the third identifier denotes the sal fault
(1) or saO (2).
An example of a pattern that does not detect a particular
I-type fault in spite of detecting th~ AI faults is 1010. It
does not detect faults of type I in variable b (fault 5b),
because as seen through both outputs, two cubes always
propagate a change in variable b. The same applies to
pattern 1110.
Now the coverage of the EO, FO and I faults is also
known and we can safely reduce the cover matrix. It is
obvious that the following patterns are dominated
patterns: 0000 (dominated by 0010), 0001 (dominated
by 0011, and 0101), and 1001 (dominated by 1011). These
patterns can be removed from the cover matrix. Equivalent
patterns are not present in this particular matrix.
The cover matrix can be further reduced by placing the
essential patterns in the table containing the test patterns
and removing all faults covered by these patterns from the
cover matrix. In this example, the essential patterns are
0010 (covers fault 2a1 as the only pattern) and 1011
(covers fault 2dl as the only pattern). These patterns are
stored in the table containing the test patterns. All faults
that are covered by these two patterns are removed from
the cover matrix. The resulting cover matrix is shown in
Table VI.
. This process of the alternate removal of the equivalent
and dominated patterns and transfer of the essential
patterns from the cover matrix to the table of test patterns
is performed repeatedly until no such patterns can be
found anymore. For our example circuit, the cover matrix
from Table VII and the table of test patterns as shown in
Table VIII results from this process.
Since the cover matrix form Table VII cannot be reduced
further by preprocessing techniques, the beam-search
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TABLE VII

Cover matrix after the third reduction

TABLE IX

Cover matrix for the sub-solution I

o0

lX2
lY3
lY4
2a2
2bl
2c3
3b2
3c1
3c2
3d2
4a2
4b1
Sb2
Sci
5c2

111
1 1 111
o1 0 1 1
1 1 001
XXX
X XX
XX
XX
XX
X X
XXXX
X X
X XX
XX
XX
XX
XX X
X X
X XX

TABLE VIII Test patterns

Pattern
0010
1011
1000

algorithm is used to decide which of the test patterns
remaining in the reduced cover matrix have to be selected
and stored in the table of test patterns.

The Hard Core of the Cover Problem
The First Level One Sub-solutions
In Table VII. we can see that the excitations 1Y4. 2a2. 2b 1.
2c3, 3c 1, 3d2, 4a2, 4b 1, and 5c I are all covered by two
patterns. Among the patterns covering these faults (all the
patterns except 1111), pattern 0111 covers the most faults
(9) and therefore is selected as a part of the sub-solution.
Assuming that the beam width (number of sub-solutions
considered at each level) is two, we select yet another
pattern of high efficiency-II 00. Each of the two patterns
forms a sub-solution of the hard-core cover problem. In

lX2
2bl
2c3
3c1
4b1
Sc1

o 111
1 1 1 1
o 011
1 0 01
XXX
XX
XX
XX
XX
XX

Fig. 10, the first level of the solution tree is shown. Since
in the first sub-solution pattern 0111 is selected as a test
pattern, it is removed from the cover matrix together with
all faults covered by it. The resulting cover matrix is
shown in Table IX. In the second sub-solution, pattern
1100 is chosen as the test pattern. This pattern is removed
from the cover matrix together with all faults covered by
it. The resulting cover matrix is shown in Table X. For
both sub-solutions solve covering problem routine is
called again to find the next level in the solution tree.

The Second Level Sub-solutions
First, the algorithm is executed again for the cover matrix
from Table IX. Again two patterns can be chosen as
potential test patterns. but this time the algorithm
discovers that the most efficient pattern 1100 covers all
faults of the cover matrix in Table IX. Thus, the first
complete solution is found.
The algorithm is also executed again for the cover
matrix from Table X. Again, two patterns would be chosen
as potential t~st patterns, however this time the algorithm
discovers that the most efficient pattern 0 III covers all
faults in the cover matrix in Table X. Thus, another
complete solution (see Fig. I I) has been found.

The Final Solution
After finding the set of complete solutions, the algorithm
stops. It should be noted that both complete solutions
constructed at level 2 represent the same test pattern set:
{01l1,1l00}. There, therefore, is no need to make any
additional choices, which, in the case of different
solutions, would be made arbitrarily. The complete set
TABLE X

Cover matrix for the sub-solution 2

o0 1

1

1 1 1 1
o1 1 1
1 1 01
lY3
XXX
lY4 X X
2a2 X X

FIGURE 11

The solution tree.

3c2
XXX
3d2 X X
4a2 X X
5c2
XXX
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TABLE XI

TABLE XIII The number of optimal and near optimal solutions for
some circuits

The final solution
Patterns

051"0
0111
1000
1011

1100

of the test patterns representing the final solution is given
in Table XI.

ATPG RESULTS
The implemented ATPG program has all required features.
It guarantees 100% coverage of all non-redundant single
stuck-at faults, because it constructs and keeps the test
patterns for all faults from the fault model and it works
until all faults are covered. The results of the ATPG
program of more than 30 circuits, mostly from the
IWLS'93 logic synthesis benchmark set [17], were
simulated to check whether the software implementation
is correct. The tested circuits were minimized using
ESPRESSO [IS] for AND-OR implementations and
EXORCISM [2S] for AND-EXOR implementation. All
tested circuits, but one indeed yielded 100% coverage.
The only exception was the AND-OR circuit implemen
tation of aOS that has redundancy. For this circuit, the
ATPG program covered all non-redundant faults and
reported the redundancy.
To check if the second objective, a minimal (or near
minimal) test set, was accomplished, the solutions from
the ATPG program were compared for a number of
circuits to the exactly minimal solutions computed by an
implicit exhaustive algorithm. In most cases the ATPG
program found the strictly optimal solutions, and in the
other cases the best near-optimal solutions, i.e. the ones
containing only one test pattern more than minimum.
The last and less important aspect is the ATPG time and
memory usage. The cost of CPU time for test gener~tion is
negligible compared . to the costs of the actual test
TABLE XII

Circuit

Optimal

Sse
ex4
mark 1

432
320
1

Optimal

+1

#i

#0

#t

#n

a04
a05
clip
dk16
ex4
mark 1
opus
rd53
rd84
squar5

9
7
9
7
10
9
9
5
8
5

sse

11

8
6
5
8
13
18
10
3
4
8
11

74
18
117
67
21
24
21
31
256
25
34

1061
231
956
932
433
546
487
207
1822
191
587

99
25*
148
91
37
43
55
32
256
20
74

Total

40,000
62,000
55

3.000,000
44,000,000
179

5600
6700
19

application or the costs that result from approving a faulty
product. The ATPG time and memory usage should,
however, be practical. Our algorithm controls the usage of
these two resources and it is able to limit their usage to be
practical without an excessive increase of the test set. The
ATPG time for small circuits was in the order of seconds
and in the order of hours for large ones on a slow computer
of only 2 MIPS. This is certainly a practical time. It can,
however, be at least 10 times shorter on a fast PC or
workstation, and it can further be much reduced by
execution of the ATPG program in a parallel processing
environment or by narrowing the search.
The comparison with ATPG results of SIS system [26]
was also performed. However, in the case of the AND
EXOR circuits a problem of representation of large
EXOR-gates was encountered for SIS. In BLIF format
accepted by SIS, the representation of an EXOR-gate with
more than 12 inputs leads to input files that cannot be
handled by SIS in a practical space of time. Therefore, the
output EXOR-gates were replaced by the two-level EXOR
networks, with the S-input EXOR-gates at the first level
and an EXOR-gate of the appropriate size at the second
level. This solution obviously introduces few new points
(the inputs of the second level EXOR-gate), which are
tested by SIS for stuck-at faults. This fact makes the
comparison more difficult. To make the comparison as
objective as possible, we present two numbers in the case
of the problematic benchmarks-lower and upper bound
of the SIS pattern set cardinality. The upper bound is the
number of patterns actually generated by SIS-including
the patterns testing the additional points between the
EXOR levels. The lower bound is calculated using an
assumption that all the additional points are tested by a

Results of the ATPG program

OR
Circuit

Optimal + 2

XOR

9
2
5
4
2
3
3
1
14
2
9

134
33
173
102
43
45
59
32
256
21
81

SISt

#t

#n

2
<1
5
2
1
1
1
<1
1:20
<1
1

80
20
63
62
19
21
18
14
63
18
27

1586
381
731
896
436
537
424

III
514
164
524

SISt
173
52
109
77
34
41
47
15
62
15
60

26
5
15
12
7
12
5
2
14
3
12

161-194**
54
113-128**
68-87**
35
45
49
17
71-80"'*
16
62-68**

40
16
12
4
2
1:02
5
<1
3
<1
4

#i, #0. #1, #n and #po respectively denote the number of inputs. outputs. terms. term tree nodes. and test patterns. STSp and SISt denote number of patterns and time of SIS atpg
function. (*) indicates redundancy (**) lower-upper bound of the number of patterns
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pattern that was introduced exclusively for this point. In
most cases this is superfluous, as the additional points
(EXOR-gate inputs) are "easily" testable, and often are
tested by the patterns generated for other points.
As one can see from Table XII, our program out
performs SIS (as far as the number of patterns is
concerned) in all cases where the comparison is made
between exactly the same circuits. The only exceptions are
circuits rd53 and rd84 in AND-OR implementation,
which, due to their structure, require the full set of input
vectors to be applied as the test set. The test sets for rd53
and rd84 are the same for our program and SIS. For
AND-EXOR implementation, in only two cases (a04 and
clip) SIS may possibly outperform our ATPG program,
because the pattern set cardinality for our program is
slightly higher than the lower bound of the SIS pattern set
cardinality. It is, however, very probable that in these two
cases SIS generates more test patterns for the compared
test points. Run-times of the programs favor SIS, but
mostly in the cases of low complexity. For some larger
input files (e.g. AND-OR rd84, AND-EXOR markl),
SIS seems to have problems with efficiency.
Table XIII shows how many minimal and near minimal
test sets exist for some example circuits. It can be seen
that, for larger circuits, such as mark I , for which
extremely large numbers of various test sets are possible,
the number of minimal or near minimal solutions is very
small. Thus, only a good search algorithm will be capable
of finding a minimal or near-minimal test set for such
circuits in a reasonable time. Therefore, it can be
concluded that the realized ATPG program uses an
adequate search algorithm.
The results presented in Table XII also provide some
arguments to the discussion on which circuits, AND-OR
or AND-EXOR, are better testable [27-32]. We can
conclude that the number of deterministic test patterns in
the minimal test set strictly depends on a particular
function. For most of the functions that we checked, their
minimal two-level AND-EXOR implementations
required less deterministic test patterns than their minimal
two-level AND-OR implementations. However, for a
number of functions, AND-OR implementations required
less test patterns, and for some of them (e.g. a04 and aOS),
the AND-OR implementations required much less
patterns.

CONCLUSIONS

In this paper, we introduced term trees (TIs): decision
trees similar to BDDs, but often enabling more compact
modeling of Boolean functions, and moreover, enabling a
compact representation of AND-EXOR and AND-OR
circuit structures and their structural fault models. We
showed how TIs can be used for an effective and efficient
test-pattern generation and discussed results of the TI
based ATPG program.

The high effectiveness and efficiency of the ATPG
program results from an appropriate composition of the
following factors:

Usage of the term trees, which compactly represent
faults from the fault model and enable easy construction
of test patterns.
Intelligent construction, instead of generation, of the
test patterns.
Usage of test patterns with "don't cares" instead of test
vectors without "don't cares", which is equivalent to
imposing minimum requirements on test patterns for a
certain fault.
Combination of test patterns for various faults by an
appropriate assignment of the pattern's "don't cares".
Usage of an efficient data structure for the cover matrix.
Usage of the preprocessing methods in the construction
and processing of the cover matrix.
Application of an effective and efficient beam-search
algorithm to find the minimal test sets from the cover
matrix.
We also discussed an effective, efficient and flexible
term-tree minimization algorithm and benchmark results
produced by the c++ program that implements the
algorithm. Execution of the presented algorithms in a
parallel processing environment, to further improve their
effectiveness and efficiency, does not require any
substantial changes in the algorithms.
Naturally, we demonstrated only one of many possible
applications of the term trees, a certain way of using them
for ATPG and a particular minimization method. We are
conscious that term trees can be used for many more
purposes in logic design and in other areas. For example,
they can be used as data representation in hazard-free
synthesis of asynchronous sequential circuits. In general,
.
\.
they can be applIed everywhere, where the compact
representation and efficient manipulation of tenn sets is
important. We know that other, maybe better, ATPG and
term-tree minimization algorithms are possible. We
d,emonstrated, however, that term trees constitute a good
data representation, presented some new insights into the
nature of aspects that are important for an effective and
efficient ATPG, and we have shown a way to construct
effective and efficient constructive search algorithms for
ATPG. Many of the presented concepts are independent of
the particular classes of circuits or the fault model
considered in this paper, and can be used in ATPG
algorithms for another classes of circuits and another fault
models (e.g. intelligent construction of test patterns
instead of generation; usage of test patterns with "don't
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cares" instead of test vectors; combination of test patterns
for various faults; usage of preprocessing methods not
only by processing, but also by construction of the
coverage matrix; application of the beam-search algorithm
that considers the elements of the coverage matrix in a
proper order and bases its decisions on the essentiality,
potentiality and effectiveness of the covering elements).
Many of them can be used to solve any coverage problems
and other, similar problems. In this way, we provide
researchers and developers of CAD tools with a collection
of concepts that can be applied not only for AND-EXOR
or AND-OR circuits and solving some ATPG problems,
but in a much broader context.
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